The downsizing of CMOS devices has been accelerated very aggressively in both production and research in recent years. Sub-100 nm gate length CMOS large-scale integrated circuits (LSIs) have been used for many applications and five nanometer gate length MOS transistor was even reported. However, many serious problems emerged when such small geometry MOSFETs are used to realize a large-scale integrated circuit. Even at the 'commercial 45 nm (HP65nm) technology node', the skyrocketing rise of the production cost becomes the greatest concern for maintaining the downsizing trend towards 10 nm. In this paper, future semiconductor manufacturing challenges for nano-sized devices and ultra large scale circuits are analyzed. The portraits of future integration circuit fabrication and the distribution of semiconductor manufacturing centers in next decade are sketched. The possible limits for the scaling will also be elaborated.
Introduction
The modern electronic circuits have now been evolved into ultra-large-scaled integrated (ULSI) circuits with extremely high performances. The silicon microchips, constituting with some silicon metal-oxide-semiconductor (MOS) transistors, have become indispensable key elements for our information society. For example, internet, mobile phones, video game players, digital cameras, and human-like robots could never be realized without the tremendous progress of the integrated circuit (IC) technology. The integrated circuits as well as their core device technology are expected to evolve further and with increasing importance in future intelligent society. Combining with artificial intelligent circuits and sensors, high intelligent robots may even perform better than human beings in some jobs such as elderly care and microsurgery. To realize such high intelligent systems, new integrated circuits with much higher performance and less power consumption are indispensable.
The electronic circuit development has been accomplished with the downscaling of component size since the replacement of vacuum tubes with transistors 40 years ago (see Fig.1 ) [1] [2] [3] [4] . The circuit characteristics have benefited a lot from the downsizing. We are now able to integrate millions of transistors in a silicon chip with few centimeters square.
The capacitance values are smaller in a smaller device. This leads to faster operating speed and lesser power consumption. The size reduction in individual device makes higher integration density possible and allows parallel operations, which in turn further increases the circuit speed. Right now the operation speed of the latest microprocessor (MPU) has already reached 3 GHz and is expected to increase further [5] (see Fig.2 ), although recent trend indicates that the increase of the clock frequency may be gradually saturated .
(a)
(b) Fig.1 The downsizing trend of electronic components during the past century (a) and the major milestones of modern electronics development (b). The device feature size has been reduced to a millionth since 1900 and the circuit has been developed from discrete circuits to the ULSI circuits with millions of transistors.
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In addition to the device downsizing, the IC manufacturing methodologies have also been changed a lot during the past four decades. A readily visualizable change is the wafer size. The diameter of early wafer size was 50 mm and the latest one is 300 mm representing a 36 times increase in the chip area [1, 6] (see Fig.3 ). The throughput is further enhanced with the downsizing, improved yield [1, 7] (Fig.4) and the use of fully automatic high-precision machines and super clean environment [1, 8, 9 ] (see Fig.5 ). Thus the per-transistor and per-function cost has been reduced greatly. Production Year Fig.2 The device downsizing has a significant improvement in the speed of microprocessor and memory devices. Fig.4 Yield was the major concern in large scale circuits. In the middle of 70s, a 40% yield was accepted at the beginning stage of production. Great improvement was made in recent technological nodes.
With aggressively accelerated downsizing to the sub-100 nm range, we are facing a lot of serious problems in device, circuit as well as in manufacturing levels [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . The skyrocketing increase in the production cost is a particular serious concern. Many people feel that we have to make some kind of drastic evolution or even a revolution in order to keep the scaling trend to continue towards the 10 nm range. This paper focuses on the future semiconductor manufacturing challenges. Some background information regarding the possible limits of scaling and the problems appeared in the sub-100 nm devices will Challenging and Opportunities   5 be discussed, respectively, in section 2 and 3. The impacts of the future semiconductor manufacturing will be discussed in section 4. We shall also look forward to the possible geographical redistribution of the manufacturing centers and the new role playing of the present leaders in IC technology. Paradigm of post-downsizing era will be described in section 5.
(a) (b) Fig. 5 The manufacturing plant has changed a lot during the past four decades. Early IC fabrication relied on manual operation (a). The latest 300 nm fabrication employed highly automatic machines running in a super clean room (b).
Toshiba Tamagawa Works
H. Iwai et al. 6
Trends of downsizing and its limits
The component scaling rate is really tremendous. The device dimensions have been reduced to a millionth at the production level in the past 100 years. Hundred years ago, no one could imagine that the mankind of our time is able to make some electronic circuits which consist of billions of electronic components with dimension smaller than bacteria and those circuits are controlling the operation of our society. Future scaling trends have been predicted by the International Technology Roadmap for Semiconductors (ITRS) [19] for 10 years up to 2018, when the physical gate length is expected to be 7 nm [1] [2] [3] [4] (see Fig.6 ). Gate oxide thickness should be two orders of magnitude smaller than that of the gate length. Right now we have 1.2-nm thick oxynitride film being used in production and it is expected the silicon dioxide equivalent thickness (EOT) will be reduced to 0.5 nm in 10 years later. Although it is demonstrated that a MOS transistor with 1.5 nm [20] [21] [22] [23] and recently even 0.8 nm [24] oxynitride gate insulator is still functioning, many serious problems are anticipated when realizing a large scale integrated circuit with such a thin gate insulator. Looking back to the history of the CMOS technology developments, we have encountered so many expected and unexpected problems . Fortunately, all those problems had been overcome. Historically, many possible limits for the downsizing were proposed. In the late 70's, one micrometer was thought to be the limit because of the forecasted difficulty in suppressing the short-channel effects as well as the expected resolution limit of optical lithography at that time. In early 80's, 500 nm was predicted to be the limit because of the unacceptable large source/drain resistances in the scaled structure. Another predicted limit almost at the same time is 250 nm and the reason was the difficulty in managing the direct-tunneling leakage through the gate oxides and Future Semiconductor Manufacturing: Challenging and Opportunities 7 dopant fluctuations in the channel [26] . In the early 90's, 100 nm was thought to be the limit because of many expected difficulties in reducing the physical parameters of the MOSFETs. Fortunately, all those anticipated limits have been proven, with the available of shorter gate length commercial product, to be incorrect 27] . The latest prediction for the scaling limit is 10 nm because of several reasons such as direct-tunneling between source and drain. This was also proven not the case with the experimental confirmation of proper functioning 5 nm gate length MOSFETs [28] (see Fig.7) .
It is very difficult to predict the limit of the scaling, although most of the people feel that we are approaching the limit and that it is somehow closer. The ultimate limit of the scaling is the distance of atoms in silicon crystals and that is about 0.3 nm [1] [2] [3] [4] (see Fig.6 ). Note that the dimension of the 5 nm transistor is only 18 times of this limit. In the ultimate atomic dimension, we might expect some signal modulation effect through such a single atomic size gate electrode, but the modulated signal should be too weak to be transferred to another node. However, there is no practical solution at this moment for interconnects to contact such small atomic nodes. Thus the limit of the scaling should be considered from the viewpoint of integration of large scale manufacturable devices. There are many issues for the integration of ultra-small components. They are grouped into two categories: (1) performance and power, and (2) cost of design and manufacturing which also includes the yield and reliability issues and will be discussed in more detail in next section. 
Degradation in performance and power consumption
The IC technology has benefited a lot in various aspects, such as speed, power, and cost, from downsizing of the MOS devices from 10 µm to the 100-nm range. When approaching the atomic scales, some performance degradations rather than improvements were reported. This section discusses the regimes for performance degradation in the sub-10 nm devices. Some possible technological options for conquering these issues will also be discussed.
Degradation of performance with downscaling
One of the major problems for performance degradation in the ultra-large scale circuits is the interconnect delay due to the increase in the resistance and the capacitance values of narrow and dense interconnection metal lines. For example, when the size of copper wire is reduced to less than 100 nm width, the resistivity of the conductor will increase pronouncedly because of the increased surface scattering effect [19] (see Fig. 8 ). Furthermore, the performance improvement is also questionable for the ultra-small MOSFET itself. According to the scaling theory, the drain current per unit gate width should stay constant. However, a significant reduction of the drain current value per unit gate width for sub-100 gate length MOSFETs was reported recently [1] [2] [3] [4] (see Fig. 9 ). This phenomenon is due to the non-optimized MOSFET structure and process. ρ (Al)= 2.74µΩ-cm ρ= 0.5 Fig.8 Increase of resistivity as a result of surface scattering is a major concern for the ultra-fine interconnects. Significant increase of resistivity was found for copper wire less than 100 nm width. Without new technology, further downscaling may only result in performance degradation [1] (see Fig.10 ). Performance enhancements can be achieved and further downscaling may be proceeded with the introduction of new technologies and materials at least for another 10 years and furthermore with that of three dimensional structures [19] (Fig.11) ,. Several achievements in finding new materials and developing new process for sub-100 nm device manufacturing have been made recently. These processes or materials include the elevated source/drain [29] [30] [31] [32] [33] , plasma doping with flash or laser annealing [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] , NiSi silicide [44] [45] [46] [47] [48] [49] [50] [51] [52] [53] [54] [55] [56] , strained Si channel for mobility enhancement [57] [58] [59] [60] [61] [62] [63] [64] , silicon on insulator (SOI) [65] [66] [67] , three-dimensional structure [68] [69] [70] [71] [72] [73] [74] [75] high dielectric constant (high-k) gate insulator [76] [77] [78] [79] [80] [81] [82] [83] [84] [85] [86] [87] [88] [89] [90] [91] , metal gate [90] [91] [92] [93] [94] [95] [96] , and low dielectric constant (low-k) interlayer insulator for interconnects [99] [100] [101] . These measures are already on schedule for future technology nodes [102] (see Fig.12 ). However, some unexpected device parameter degradations were reported with the new materials. High-k gate insulator is an example. In the sub-10 nm gate-length transistors, the small drain current (of several tens of micro-Ampere per micrometer) at the scaled supply voltage becomes a major concern. In addition, the fringing capacitance of the gate electrode, and the inversion layer capacitance will degrade the performance of such small MOSFETs [1] [2] [3] [4] (see Fig.13 ). It is doubtful at this moment for such a small MOSFET be used for high-speed devices. It is possible that the roadmap for downsizing may be delayed unless there are some breakthroughs in certain aspects and the trends illustrated in Fig.14 [1] may be our future scenarios in downsizing. Fortunately, scaling is not the only solution for performance improvement. The improved circuit structures and system architectures can also make the integrated circuits to perform better. Parallel processing and optimized interconnect with the aid of routing tools are two best examples. As will be described later in more detail, system-on-chip (SOC) approach by embedding the DRAM in the logic unit will increase the transfer speed between logic and memory units. It is expected that the overall performance of our electronic system could be enhanced further at least down to the generation of 20 or 10 nm gate lengths as consequences of both the improved device technology and the new system structures. However, for sub-10 nm gate length transistors, there are still some uncertainties at least the drain current level should be improved.
Increase in power consumption for high performance
Increasing power consumption for high-performance logic integrated circuits is another serious problem. If the trends of the clock frequency and the chip density continue to increase, the power consumption of a high-performance microprocessor (MPU) would reach 10 kW within several years and power density of the silicon chip surface may be as large as 1000 W/cm 2 which is equivalent to the level of a rocket nozzle surface [103] . This situation is certainly not a realistic value and the implication is that we may not able to keep the rising trends of the clock frequency and the chip density at that time. The significant increase in power density is the consequences of the insufficient supply voltage reduction and the exponential increase in the transistor density. Low voltage technology (although is not easy) and appropriate control of the increase in chip density and chip size together with some new cooling technologies may partially solve this problem. It is noted that the growth rates of the chip area and the chip density were started to slow down in recent years. Innovative system power management will also help in this issue. Changeable clock frequency and supply voltage may be used in some functional blocks of some systems [103] . Power and performance of a chip can be traded off. For the low standby-power device such as cellular phones, subthreshold leakage current between source and drain [104] , and gate dielectric leakage current significantly reduce the battery operation duration. The gate leakage current can be solved by using a physically thicker high-k gate dielectrics and the subthreshold leakage current can be suppressed by using a three-dimensional (3D) structure, such as fin-FET [19] (see Fig.11(b) ). Those measures would be introduced for low standby-power devices even earlier than the high performance logic units as soon as the reliability of the process and fabricated devices become established and the fabrication cost becomes reasonable. Suppression of the leakage current is also important for the pass transistors or transfer gates of low power memories and fin-FETs and high-k dielectrics will be introduced to those memories [75] not too far.
Manufacturing
Cost reduction has been the largest driving force for the downscaling. The costs per bit of a memory chip or the cost per operation of a microprocessor have been reduced tremendously with the transistor downsizing. Market is another important driving force. The demand for higher performance image processing capability for video game player, and the requirement of lower power consumption for mobile PCs also speed up the IC technology development. In this section, we shall focus on the manufacturing issues of the IC technology.
Manufacturing challenges for '45nm' (HP65nm) and below
In the so called '45 nm commercial' technology node to be in volume production (VP) in 2007, we need a lithography capability of 65 nm half pitch (HP) for the metal lines of DRAM. However, the recent custom for many chip makers is to use one generation size smaller for the node name than that of the half pitch specified by ITRS. We will still use the conventional half pitch in order to avoid any confusion. In that HP65 nm technology node, 35 nm physical gate length under the electrode (L g ) will be used for high performance MPU. The logic devices are supposed to be realized by resist thinning or slimming method [27, 105, 106] . It may be confusing again that the value of L g for high performance MPU and logic is sometimes larger than that specified in ITRS.
To pattern such fine structure may require new photolithography tools [19] (see Fig.15 ). Several years ago, it was suggested that we had to use F 2 laser for the 'commercial 45 nm' node (HP65nm) and an EUV (Extremely Ultra Violet) unit, whose wavelength is a tenth of the light source of the wavelength that we are currently using, for the 'commercial 32 nm' node (HP45 nm, L g 25nm, VP2010). Recently it was found that immersion with 193 nm wave length ArF laser can also be used for 'commercial 45 nm' node (HP65nm) and even for the 'commercial 32 nm' (HP45 nm) node [107, 108] . The optical lithography resolution can be greatly enhanced by replacing the air gap between the last projection lens and the wafer with a larger refractive index liquid [7] (see inset of Fig.16 ). It is a tremendous achievement that one third to quarter wavelength resolution could be achieved with the combination of the immersion with some enhancement techniques [7] (Fig.16) . Although there are still so many issues to be solved for volume production, those are good news for the chip makers. For 'commercial 22 nm' node (HP32 nm), possibilities of using EUV and other innovative techniques as well as the resist materials for those new systems are under investigation. Another big challenge is the limit of the gate oxide. In ultra small devices, it is crucial to suppress the short-channel effect or sub-threshold leakage current and to keep drive current high. To suppress the direct tunneling leakage current through the ultrathin gate insulator, high-k materials have to be introduced with the combination of metal gate electrodes. However, the interface between the gate dielectric and silicon substrate is the most sensitive and critical portion for MOS transistor. Several problems, such as thermal instability of the materials, poor interface properties with silicon, forming interface silicate layers, channel mobility degradation, high interface and oxide trap densities [88] [89] [90] [91] , turn out when replacing the silicon dioxide [23] or oxynitride [110] [111] [112] [113] [114] [115] [116] [117] -which has been used for 40 years -with a high-k metal oxide. High-k will not be the real major gate dielectric materials at least until the '32 nm' node (HP 45nm, L g =25 nm, VP2010), although some chip vendors may start to introduce for 65-45 nm node for low standby power application in a couple of years. However, in any case, the high-k gate dielectric Future Semiconductor Manufacturing: Challenging and Opportunities 15 must be used in some near technology nodes even for high-performance logic devices because the silicon dioxide or oxynitride is no longer able to provide sufficient large capacitance with the constraint of gate leakage current. Fig.16 The sub-wavelength technology is able to make the photolithography with resolution better than quarter wavelength. However, the resolution will be pushed to its limit in some future nodes. The processing window is shrinking on average of over 30% for each node since the 365 nm node.
Introduction of lower-k materials for interlayers of interconnects to reduce the wiring capacitance also faces some severe technical difficulties. The fundamental issues are the fragility, chemical resistance and the pattenability of the low-k materials. Although there is a significant progress recently in achieving the effective-k value below 3 such as SiOC, polymer and porous films, the progress of low-k material application may lag behind the ITRS prediction. In addition to these issues, there are several new materials and processes, which may be used for the HP65 node and below. The increase of the contact resistance is governed by the source/drain junction extension regions and the parasitic resistance [118] [119] [120] [121] . The source and drain contacts in the present MOS devices are normally made with the self-aligned silicide process. This process provides a good ohmic contact. Nickel silicide has advantages of less Si consumption, which is important for device applications on ultra-thin Si layers, and can be readily form a simple single-step annealing at 400 to 600 o C [44, 48, [50] [51] [52] [53] . Silicon consumption at the most conductive top layer (normally with the most heavily doped area) as well as the dopant segregation effect may still cause some fluctuation in the contact resistance of the ultra-small devices.
The sheet resistance and the abruptness of the source and drain extension can be improved with some new doping and annealing techniques such as low-energy plasma doping with flash or laser annealing. The recent ITRS roadmap for ULSI technology has predicted that the MOS transistor source/drain junction depths will be reduced down to some nm. The junction formation of today's IC fab is usually based on ion implantation technique. Although this process can provide precise control on the doping profile, the large penetration range prevents this technique for being used in the future technology nodes. Plasma doping (PD) has been demonstrated to make such ultra-shallow junction formation [34, 35, 42, 43] . PD has several advantages such as high doping current, low implant energies, short process time, and low cost. In addition, the PD process is particularly suitable for ultra-shallow junction application.
Regarding the device structure, although SOI may be used for some specific applications, bulk wafer will keep its position as the major material at least down to the 'commercial 32 nm' (HP45 nm) nodes (see Fig.11(a) ), where the gate length of MPU transistors is supposed to be 25 nm. Suppression of the sub-threshold leakage current would be the motivation for introducing SOI and double gate (DG) structures such as Fin-or Tri-gate FETs for the sub-20 nm gate length region [70] [71] [72] [73] [74] [75] . DG-FET or Fin-FET is considered as the ultimately scalable MOS device structure. It minimizes the shortchannel effects with 2D or 3D conformed electric field. It relieves the channel doping level for punch-through control. Because of the reduced the channel doping the mobility in the DG-FET and Fin-FET can be theoretically enhanced thanks to the reduced coulomb scattering compared to the conventional device. However, there are some technical problems which degrade the mobility and conductance of the fin-FET, such as non-strait etching and surface roughness of the fin, and higher source/drain resistance because of the narrow fin itself.
Impact of 300 mm wafer and beyond on the economics
Since entering 'commercial 90 nm' node (HP130nm) era, there had been only several in building 300 mm wafer fab lines until a couple of years ago. By the end of 2005, however, there are so many thirty 300-mm fabs, which will start its operation. It is possible that the revenue of semiconductor companies might fall into another valley of the production cycle in 2006 because of the over-increased chip supply capacity. Nevertheless, the benefit of 300 mm production is huge. These mega fabs may product 10,000 to 30,000 wafers per month. Meanwhile, as the wafer area increases by 2.3 times when moving from the 200 mm to 300 mm line, while the production cost is estimated to increase by about 1.5 times only [8] (see Table 1 ). Significant increases in the costs are in the technology development, circuit design, mask and manufacturing sectors [9] (see Fig.  17 ). Table 1 . Significant merits are received from large scale production with larger wafer. Moving form 8" to 12", the operation cost increases about 30% while the wafer size or throughput increased by 2.25 times. Low volume consumer chip production and/or shorter product lifetime may not be cost effective with these mega fabs. This becomes more significant when the chip size shrinks with scaling while the wafer size increases. Single wafer process and precise controlling of the process scheduling will rise the efficiency and decrease the wafer fabrication cycle time. The market share and the role of FPGAs (Field Programmable Gate Arrays) will increase more significantly for smaller volume production in near future [122] (see Fig.18 ). Right now LSI chips with more than 5 million logic gates with 500 MHz operation can be still produced with FPGA. The performances of FPGA circuits are expected to improve by using smaller-sized devices and with improved structures. 18 The market share of FPGA will be increased particularly for small volume production which cannot be accommodated with 300 mm mega fabs. Fig.19 Low utilization of expensive equipment for wafer production is a big concern in modern semiconductor manufacturing. The equipment efficiency (production related operation) is only 40%.
12" Fab
Besides, manufacturing economics are still a major concern of 300 mm mega fabs. DRAM production with 300 mm fab, for example, the capital investment, particularly the investment in the front-end processing equipment is almost double the same cost for the 200 mm facility [9] (see Fig.17 ). In addition, the efficiency of such expensive equipment may not be very high. The equipment efficiency is only 40% [123] (see Fig.19 ). Cost and lifetime of mask is another important economical issue. In some cases for foundry, about 75% of mask sets were only used to produce less than 100 wafers [124] (see Fig.20 ). Better product development practices are expected for future designs development and product verification. Some computer tools such as TCAD, ECAD and CIM may help to solve some of the issues. Those tools can reduce the cost and the times of technology development and circuit design. CIM, tightly linked with TCAD and ECAD and providing real time intelligent feedback of the fabrication process, will significantly enhance the yield and reliability of production. Fig.21 Wafer generation model. The recently introduced 300 mm fab will govern the IC productivity for at least 10 years from now.
What is the prospect of 450 mm wafer fab? According to the wafer generation model given in Fig. 21 , the 450 mm wafer is expected to be introduced for the 'commercial 22 nm' (HP32 nm L g 15nm, VP2013) or 'commercial 15 nm' (HP22nm, L g 9nm, VP2016) node. Thus, it is almost right time to start the development. 450-nm fab will help the memory and MPU vendors, and probably some large Si foundries to save cost of in volume production. However, tremendous development cost is not only for the wafer production, but also for the equipment, factory and wafer processing. Many technical problems such as defects, thickness non-uniformity, wafer distortion and slip generation during the thermal process have to be solved. Further details as well as some other issues are listed in Table 2 [8] . The key point is who are willing to pay the development cost and take the risk for 10 years later. It is noted that some new 200 mm fabs are still under construction or planned even with available of 300 nm-fab lines. Based on the same philosophy, it is reasonable to anticipate that a significant amount of IC fabs will remain at 300 mm in the 450 mm era [125] (see Fig.21 ). Strong leadership and capability, for fund congregating and large-scale collaboration, are indispensable for initiating the 450 mm program
Role of East and Southeast Asia for manufacturing
Most of the new fabs being planned or under construction are in the East and Southeast Asia. In 10-year's time, the distribution of semiconductor manufacturing sites in Asia (including Japan) will be quite substantial, though a certain amount of the IC fabs will remain in North America and Europe [19] (see Fig.22 ). Mainland China, Taiwan, Korea and India have been the major sources of semiconductor technology researchers and engineers for US. Some of them started to return to their home countries with the increased job opportunities for semiconductor manufacturing in their countries.
With the global-wise population aging trends in next few decades, countries [126] (see Fig.23 ) with large population do not only have advantages in human resources and capitals for technology development, but also provide huge markets for industrial products. Market is not only a driving force, but also a necessary condition for sustaining the operation of mega fabs from the IC manufacturing point of view. Because of huge population for relatively cheap and high-quality labor, large markets, relatively stable political and economical situations, the Far East and some of Southeast Asia are the most suitable regions for semiconductor manufacturing. Currently, Korea and Taiwan are in the first place for semiconductor memory manufacturing and semiconductor foundry, respectively. They also lead the technology development in Asia region. Singapore is now catching up with them. Mainland China will be another super power for semiconductor manufacturing. The share of China semiconductor manufacturing will keep fast growing with the support of booming IC design houses [127] (Fig.24) , constructing new fabs with remarkable increase in industrial investment [128] (Fig.25) , and will be the most important huge and rapidly expending market [129] (see Fig.26 ). As many other industries and other sectors of electronic products [130] (see Fig.27 ), Mainland China will eventually become "the factory of the world" in semiconductor manufacturing in long term. It would take at least several to ten of years when it may catch up with the leading-edge technology of Taiwan and Korea. Development of leading-edge semiconductor technology does not only require huge resource but also accumulation of lots of experienced engineers in various sectors. 
China market
Other markets in the world % Fig.26 Rapid increase in the market share for IC demand in China and is expected to maintain a fast growth rate for several years. The huge market will be a strong ground for expending Chinese IC manufacturing. Fig.27 China is the world factory of many electronic products. Semiconductor manufacturing will be the next, may be in ten years' time.
What will be the roles of North America, Europe and Japan in future? We expect that those countries will move to some emerging applications and related technologies as the past. 'Emerging' application does not mean 'exotic' one but means a kind of applications more popular and related to our desire or dream for our near future society and life. Certainly North America, Europe and Japan will still keep leading semiconductor fabs in their countries as a strategic for future high technology development. It is noted that the major supplies for equipment, wafers and other materials for semiconductor manufacturing still remain in those countries [131, 132] (see Fig. 28 ), even though the front-end manufacturing has moved to non-Japan Asia. In addition, Japan will serve a unique and different role. Japan has been extremely good at creating, nourishing and/or refining new applications for both consumers and manufacturing. For example, Japan has been the major force for developing pocket calculators, digital watches, digital still and movie cameras, video recorders, video games, various kinds of new functions of cellular phones and intelligent automobiles, various kinds of new electronic displays, and advanced high-intelligent robots for industrial and home applications. We expect that Japan will keep on contributing for new products and application ideas for consumer, medical, automobile and some unknown future applications. It will help in creating new markets also. North America and Europe will serve the similar role. In addition, their strengths in the basic research will maintain for at least for some decades.
As shown in Fig.29 [19] , 'Electronic End Equipment' is the base of all human political and economical activities which may be quantified by the world total GDP of about 30,000 billion US dollars. 'Semiconductor' is the key component of the 'Electronic 
Future paradigm change for post-downsizing
Silicon MOSFETs have been the smallest electronic device for several decades. Thirty five years ago, the gate oxide thickness was already in the nanoscale (120 nm) for commercial products. The gate oxide thickness is now 1.2 nm in production and 0.8 nm in research. The gate length used for high performance MPU and logic unit is 50 nm in production and 5 nm in research. Note that the 5-nm gate length is the distance of 18 atoms and 0.8-nm oxide thickness is two atomic layers only [24] (see Fig.30 ). Si technology is no doubt the most successful nano-devices. We do not see that there is any realistic replacement for silicon devices. Even the Si devices reach the downsizing limit no matter 10 nm, 5 nm, or 1 nm, other emerging devices such as molecular transistors will also reach their limit of downsizing in similar dimensions.
There are still plenty of rooms for up scaling in the chip density. Interconnect complexity for billions of transistors will be one of the major constraints. This constraint can be overcome with new packaging methods such as SOC (System-on-Chip) and/or SIP (System-in-Package) [133] (see Fig.31(a) ). These techniques will be introduced after or even before the ultimate scaling limit because of better yield control and more cost effective. For example, embedding functional sub-chips on every chip on a silicon wafer is a useful technique to reduce the cost and power, while keeping high performance [6] . The potential performance improvement with the introduction of this technology is illustrated in Fig.31 (b) [1-3] . The sub-chips such as MPU, DRAM, SRAM, RF-devices, lasers, sensors, biological chips, can be pre-built silicon and non-silicon. They are fabricated separately from the mother chips and then are fitted in the grooves made on each mother chip on a wafer. After the fitting of sub-chips, usual LSI multi-level interconnects process follows. This approach will significantly reduce the signal delay between the chips because it can greatly reduce the large parasitic capacitances from bonding pads, bonding wires, and package pins. It saves power, reduces the wiring cost and increases the system performance. It is noted that the advantages of scaling, such as improving performance, cutting power and cost, starts to decrease because of the aforementioned constraints. Other techniques, such as 'chip embedded chip' or hybrid integration of different functional sub-chips on silicon is shown in Fig.32 [1-3] . Combination of SOC and SIP would also improve the system performance and reduce the manufacturing cost for ultra large-scale systems.
Other ways to further improve the system performance after the downsizing limit is the system architecture optimization and algorithm evolution. Compared with biological systems, such as human brain or even as tiny as a mosquito, the performance per unit volume or per unit power is much lower than the modern electronic computer (see Fig.33 ) [1] [2] [3] [4] . However, no one knows how to realize such efficient systems today. It would take at least another 50 years when such an efficient biological system may be realized in the electronic way. 
Conclusions
The recent trend of the CMOS scaling is very aggressive. We already have sub-100 nm gate length MOSFETs in production and a proper functioning 5-nm transistor was even reported. Five-nanometer is only 18 times of the distance of one Si-Si bond in the silicon substrate. It is no doubt that the downsizing of MOSFETs is approaching its ultimate limit. However, it is not necessary to be too pessimistic and exaggerate the limit. Silicon MOS transistor will still be the most important device for another 20 or even 50 years. There are no strong candidates can replace it in foreseeable future.
(a) (b) Fig.31 New packaging technologies such as system-in-package (a), chip-embedded-chip (b) will be the major driving force for performance booster for future large scale systems. Fig.32 The introduction of system-on-chip is expected to have a great improvement in system performance for sub-10 nm technology. Fig.33 In terms of individual element response time, the MOS device is several orders of magnitude faster than a biological system. The synapse interaction is normally in the range of some millisecond. In terms of scale, the ULSI circuits will soon approach the scale of human brain (10 10 neural cells and 10 14 synapses). However, in term of intelligence and power consumption, the performances of the modern computer are even far below an inset such as mosquito. A revolution in system architecture and computing method may happen in future. New materials and technologies are required for further downscaling the device to the limit. Immersion lithography for ultra fine patterning, strained channels, nickel salicide, high-k gate dielectric, low-k interlayer for interconnect, plasma doping, flash and laser annealing for source and drain doping, elevated source and drain and three-dimensional MOSFETs for controlling short-channel effects, would help to overcome the materials and technological constraints and improve the device performance in the ultra-small scale.
On the manufacturing side, the choice of 300 mm wafers should an economical solution for mega-fabs though a substantial increase in running cost and some kinds of inefficiency were reported. Computer-aided tools such as TCAD, ECAD and CIM will help to save the cost and the cycle time of fabrication. For smaller volume production, the market share of FPGA type chips will increase significantly in near future. It is still questionable if the wafer size will move from 300 to 450 mm in coming decade but 300-mm fabs will definitely remain as important fabs even in the 450 mm era. Launching a 450-mm plant does not only require a huge resource in money wise, human resource, tremendous of intellectual properties, good team work, it also requires a huge product development teams and a huge market to sustain the non-stopped operation.
East Asia including some of the Southeast Asia regions is the most suitable place for semiconductor manufacturing because of relatively cheaper and higher quality human resources as well as high political and economical stability. East Asia will become the "world factory" for semiconductor manufacturing in a decade. North America, Europe, and Japan will move to some emerging technologies but may still keep some leading semiconductor fabs as a strategic for higher technology development. Those countries will still be the major suppliers for equipment, silicon wafers and other materials for semiconductor manufacturing. In addition, those countries will contribute for creating new applications and markets for new consumer products. When scaling towards 10 nm, the benefits in terms of performance, power consumption and cost, will fall. The system on chip (SOC) approach such as hybrid integration of multi-functional sub-chips on silicon as well as system in package (SIP) will be the important measures for system integration and performance improvement in that era.
